

I claim:

1 1. An apparatus, comprising:  
 2 a multiple-clock delay circuit to receive a reference clock signal and to provide  
 3 multiple delayed output clock signals;  
 4 a selection circuit to receive an offset value and to receive the multiple delayed  
 5 output clock signals, the selection circuit including an output circuit  
 6 having an output load to output data timed with a first selected one of  
 7 the multiple delayed output clock signals; and  
 8 a synchronization circuit coupled to the multiple-clock delay circuit and the  
 9 selection circuit and having a load simulation circuit to simulate the  
 10 output load, the synchronization circuit to receive the reference clock  
 11 signal and the multiple delayed output clock signals.

1 2. The apparatus of claim 1, wherein:  
 2 the multiple-clock delay circuit includes a delay-locked loop circuit.

1 3. The apparatus of claim 1, wherein:  
 2 the synchronization circuit includes a first multiplexer to select a second  
 3 selected one of the multiple delayed output clock signals to synchronize  
 4 an intermediate clock signal with the reference signal.

1 4. The apparatus of claim 3, wherein:  
 2 the synchronization circuit includes a phase detector coupled to the multiplexer  
 3 to detect a phase relationship between the reference clock signal and the  
 4 intermediate clock signal.

1 5. The apparatus of claim 4, wherein:  
 2 the synchronization circuit includes an up/down counter coupled to the phase  
 3 detector and the first multiplexer.

1 6. The apparatus of claim 1, wherein:  
 2 the selection circuit includes an adder circuit to add the first selection value to  
 3 an offset value to produce a second selection value.

1 7. The apparatus of claim 6, wherein:  
 2 the selection circuit includes a second multiplexer coupled to the adder circuit to  
 3 select a second one of the delayed output clock signals with the second  
 4 selection value.

1 8. A system, comprising:  
 2 a processor;  
 3 a synchronous dynamic random access memory; and  
 4 a clock delay control circuit coupled to the processor and the memory, the clock  
 5 delay control circuit including:  
 6 a multiple-clock delay circuit to receive a reference clock signal and to  
 7 provide multiple delayed output clock signals;

a selection circuit to receive an offset value and to receive the multiple delayed output clock signals, the selection circuit including an output circuit having an output load to output data timed with a first selected one of the multiple delayed output clock signals; and

a synchronization circuit coupled to the multiple-clock delay circuit and the selection circuit and having a load simulation circuit to simulate the output load, the synchronization circuit to receive the reference clock signal and the multiple delayed output clock signals.

9. The system of claim 8, wherein:

the multiple-clock delay circuit includes a delay-locked loop circuit.

10. The system of claim 8, wherein:

the synchronization circuit includes a first multiplexer to select a second selected one of the multiple delayed output clock signals to synchronize an intermediate clock signal with the reference signal.

11. The system of claim 10, wherein:

- the synchronization circuit includes a phase detector coupled to the multiplexer to detect a phase relationship between the reference clock signal and the intermediate clock signal.

1 12. The system of claim 11, wherein:

2 the synchronization circuit includes an up/down counter coupled to the phase  
3 detector and the first multiplexer.

1 13. The system of claim 8, wherein:

2 the selection circuit includes an adder circuit to add the first selection value to  
3 an offset value to produce a second selection value.

1 14. The system of claim 13, wherein:

2 the selection circuit includes a second multiplexer coupled to the adder circuit to  
3 select a second one of the delayed output clock signals with the second  
4 selection value.

1 15. A method, comprising:

2 providing multiple delayed clock signals;

3 producing an intermediate clock from an output simulation circuit that simulates

4 at least one characteristic of an output circuit;

5 determining a selection value that selects one of the delayed clock signals to

6 synchronize the intermediate clock with a reference clock; and

7 adding an offset value to the selection value to select another of the delayed

8 clock signals to provide an output signal from the output circuit, a phase

9 of the output signal being delayed from the intermediate clock by an

10 amount specified by the offset value.

1 16. The method of claim 15, wherein:  
2 determining a selection value includes using a phase detector to determine a  
3 phase relationship between the intermediate clock and the reference  
4 clock.

1 17. The method of claim 15, wherein:  
2 determining a selection value includes using an up/down counter to select said  
3 one of the delayed clock signals.

1 18. The method of claim 15, wherein:  
2 said at least one characteristic includes a signal delay in the output circuit.

1 19. The method of claim 15, wherein:  
2 said at least one characteristic includes an output load on the output circuit.

1 20. The method of claim 15, wherein:  
2 providing multiple delayed clock signals includes providing clock signals with  
3 phase delays spanning a single cycle of the reference clock.